The everyday regulator output community

Many voltage regulator chips, each linear and switching, use the identical fundamental two-resistor community for output voltage programming. Determine 1 illustrates this characteristic in a typical switching (buck sort) regulator, see R1 and R2, the place:

Vout = Vsense(R1/R2 + 1) = 0.8v(11.5 + 1) = 10v

Determine 1 A typical regulator output programming community the place the Vsense suggestions node and values for R1 varies from sort to sort.

Quantitatively, the Vsense suggestions node voltage varies from sort to sort and really useful values for R1 can differ too, however the topology doesn’t. Most conform faithfully to Determine 1. This de facto uniformity is beneficial in case your utility entails PWM management of Vout. 

Wow the engineering world together with your distinctive design: Design Concepts Submission Information

The three-component PWM-to-regulator answer

Determine 2 exhibits the easy three-component answer that the above topology makes doable. Notice, the PWM responsibility issue (DF) is from 0 to 1, the place:

Vout = Vsense(R1/(R2/DF) + 1) = DF(11.5)0.8 + 0.8 = DF*9.2 + 0.8v

Determine 2 Three elements comprise a circuit for linear regulator programming with PWM.

To introduce linear PWM management to the Determine 1 regulator, all that’s required is so as to add three discrete elements: the PWM change Q1, and the ripple filter capacitors C1 and C2. Notice that Vout will go to Vsense(C1/C2 + 1) = 10v for about 6 ms throughout energy up whereas C1 and C2 are charging, however that needs to be okay.

The C2 capacitance required for 1 lsb (0.4%) PWM ripple attenuation is C2 = 2^(N-2)/(R1*Fpwm), the place N is variety of PWM bits, and Fpwm is the PWM frequency (10 kHz illustrated).

Then, to keep away from messing with U1’s designed loop acquire, presumably decreasing stability, C1 = C2*R2/R1. This capacitance ratio additionally supplies safety for U1’s Vsense enter, because it ensures that even a sudden in need of Vout to floor can’t drive Vsense dangerously unfavourable.

 This mixture of time constants yields a first-order 8-bit settling time of T₈ = R1C2ln(256) = 37ms. Extra on this prolonged quantity shortly.

A cool characteristic of this straightforward topology is that, in contrast to many different schemes for digital energy provide management, solely the precision of R1, R2, and the regulator’s inner voltage reference matter for regulation accuracy. Precision is subsequently unbiased of exterior voltage sources, e.g., logic rails. Precision, measured as share of Vout, can also be unbiased of Df, and stays equal to Vsense precision (e.g., ±1%) for all output voltages.

Dashing up the settling time

What if a 37-ms settling time is just too prolonged on your utility? What in the event you wouldn’t thoughts investing a pair extra elements to hurry it up? Determine 3 exhibits what.

Determine 3 Add R3 and C3 to get analog ripple subtraction, second-order filtering, and a 7-ms settling time. The image “*” represents a precision of 1% or higher.

First disclosed in EDN Design Thought (DI), “Cancel PWM DAC ripple with analog subtraction,” a thrifty solution to implement second-order PWM ripple filtering is thru the analog subtraction of the AC part within the logic inverse of the PWM sign from the DC outcome. Determine 3 exhibits how that may be completed by merely including R3 and C3 to the Determine 2 topology. Notice that the impedance ratios of the added elements are equal to the ratio of the 5-Vpp PWM sign at Q1’s gate to the 0.8-Vpp logic complement at its drain = 5v/0.8v = 6.5.  This is the reason R3 = 6.5*R2 and C3 = C2/6.5.

In closing: This DI revises an earlier submission, “Three discretes suffice to interface PWM to switching regulators.” My thanks go to commenters oldrev, Ashutosh Sapre, and Val Filimonov for his or her useful recommendation and constructive criticism. And particular thanks go to editor Shaukat for her creation of an setting pleasant to the DI teamwork that made this doable.

Stephen Woodward’s relationship with EDN’s DI column goes again fairly a great distance. Over 100 submissions have been accepted since his first contribution again in 1974.

 Associated Content material

• Three discretes suffice to interface PWM to switching regulators
• Cancel PWM DAC ripple with analog subtraction
• PWM energy DAC incorporates an LM317
• 1-A, 20-V, PWM-controlled present supply
• 0 V to -10 V, 1.5 A LM337 PWM energy DAC
• Monitoring preregulator boosts effectivity of PWM energy DAC
• One other PWM controls a switching voltage regulator
• Management an LM317T with a PWM sign

The put up Revisited: Three discretes suffice to interface PWM to switching regulators appeared first on EDN.