HomeElectronicsExcessive Velocity IO Verification Engineer At IBM In Bengaluru

Excessive Velocity IO Verification Engineer At IBM In Bengaluru


Location: Bengaluru

Firm: IBM

Introduction

The Excessive Velocity IO design group delivers each proprietary and industry-standard interfaces for IBM’s POWER methods’ and Z Mainframe’s processors. With a present information charge as much as 64Gbps and rising, verifying the performance of the digital and analog parts in an environment friendly method is important.

Your Position And Duties

  • Perceive the design specification, Energy On Specification, and Energy administration specification.
  • Perceive boot firmware and reset circulation. And/or Energy administration circulation.
  • Develop abilities in verification instruments and apply them efficiently
  • Develop the verification setting and check bench
  • Debug fails utilizing waveform, hint instruments and debug RTL code
  • Work with Design group in resolving/debugging logic design points and accountable for deliveries
  • Operating regression checks and protection evaluation

Required Training

Bachelor’s Diploma

Most well-liked Training

Grasp’s Diploma

Required Technical And Skilled Experience

  • Expertise in Design Verification – demonstrated execution expertise of the verification of logic blocks
  • Sturdy in SoC verification: Chip reset sequence and initialisation, and/or Energy administration.
  • Data of verification (any) methodology, Data of HDLs (VHDL, Verilog)
  • Good programming abilities in C++/C, Object Oriented Programming(OOPs), Python/Perl
  • Publicity in creating testbench setting, write advanced check state of affairs, debugging and triaging fails
  • {Hardware} debug abilities backed by related expertise on tasks
  • Publicity in creating testbench setting, write advanced check situations
  • Good communication abilities and have the ability to work successfully in a world group setting
  • Drive verification protection closure

Most well-liked Technical And Skilled Expertise

  • Data of Excessive Velocity Serdes Phy Interface, PCIe, Ethernet, DDR 
  • Data of Chip-Initialisation, SCAN, and BIST is a plus
  • Scripting Experience backed up by related expertise in the identical
  • Writing Verification check plans
  • Practical and code protection evaluation and debug

RELATED ARTICLES

LEAVE A REPLY

Please enter your comment!
Please enter your name here

- Advertisment -
Google search engine

Most Popular

Recent Comments